

### *Amendments to the Claims*

The listing of claims will replace all prior versions, and listings of claims in the application.

1. *(currently amended)* An integrated circuit ~~packet bit error rate tester~~, comprising:

a substrate;

a plurality of data ports disposed on the substrate; and

an integrated packet bit error rate tester disposed on the substrate for testing a channel coupled to one of the plurality of data ports, including

a packet transmit circuit including a first memory for storing transmit bit error rate test packet data, wherein the packet transmit circuit is coupled to [[a]] the channel under test;

a packet receive circuit including a second memory for storing received packet compare data and coupled to the channel under test; and

an interface for programming the packet transmit circuit and the packet receive circuit;

wherein said packet transmit circuit and said packet receive circuit are deposited on said substrate;

wherein the packet transmit circuit generates an arbitrary packet pattern in response to a command from the interface; and

wherein the packet receive circuit determines a bit error rate of the channel under test.

2. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 1, wherein the packet transmit circuit includes a first pseudo-random number generator for generating the arbitrary packet pattern.

3. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 2, wherein the packet receive circuit includes a second pseudo-random number generator for generating the same arbitrary packet pattern that is generated by the first pseudo-random number generator.

4. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 1, wherein  
the packet transmit circuit includes a byte counter for counting a number of bytes transmitted during bit error rate testing;  
the integrated packet bit error rate tester is coupled to the plurality of data ports via a ring bus disposed on the substrate; and  
the substrate is a CMOS substrate.

5. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 1, wherein the packet transmit circuit includes a packet counter for counting a number of packets transmitted during bit error rate testing.

6. *(currently amended)* The integrated circuit ~~packet-bit error rate tester~~ of claim 1, wherein the packet receive circuit includes a bit error counter for counting a number of bit errors detected during bit error rate testing.

7. *(currently amended)* The integrated circuit ~~packet-bit error rate tester~~ of claim 1, wherein the packet receive circuit includes a byte error counter for counting a number of bytes with at least one bit in error detected during bit error rate testing.

8. *(currently amended)* The integrated circuit ~~packet-bit error rate tester~~ of claim 1, wherein the packet receive circuit includes a packet error counter for counting a number of packets with at least one byte in error detected during bit error rate testing.

9. *(currently amended)* The integrated circuit ~~packet-bit error rate tester~~ of claim 1, wherein the second memory captures the received packet compare data only after a pre-programmed pattern is detected.

10. *(currently amended)* The integrated circuit ~~packet-bit error rate tester~~ of claim 9, wherein the pre-programmed pattern includes a fixed pattern.

11. *(currently amended)* The integrated circuit ~~packet-bit error rate tester~~ of claim 9, wherein the pre-programmed pattern includes a programmable pattern.

12.     *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 9, wherein the pre-programmed pattern includes a cyclic redundancy check pattern.

13.     *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 1, wherein the arbitrary packet pattern is received from an external random access memory.

14.     *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 1, wherein the arbitrary packet pattern can be loaded into a random access memory for bit error rate testing.

15.     *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 1, wherein the second memory captures the received packet compare data only after a pre-programmed pattern is lost.

16.     *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 1, wherein the second memory captures the received packet compare data only after an error is detected.

17.     *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 1, wherein the second memory captures the received packet compare data continuously.

18. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 1, further including a finite state machine for controlling capture of the received packet compare data.

19. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 1, wherein the packet receive circuit includes a byte counter for counting a total number of bytes received.

20. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 1, wherein the packet receive circuit includes a packet counter for counting a total number of packets received.

21. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 1, wherein the packet transmit circuit includes a byte counter for counting a total number of bytes transmitted.

22. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 1, wherein the packet transmit circuit includes a packet counter for counting a total number of packets transmitted.

23. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 1, wherein the arbitrary packet pattern is a ten gigahertz serializer / deserializer packet.

24. *(currently amended)* An integrated circuit ~~packet bit error rate tester~~, comprising:

a substrate;

a plurality of data ports disposed on the substrate; and

an integrated packet bit error rate tester disposed on the substrate for testing a channel coupled to one of the plurality of data ports, including

a packet transmit circuit including a first memory for storing transmit bit error rate test packet data, wherein the packet transmit circuit is coupled to ~~[[a]]~~ the channel under test;

a packet receive circuit including a second memory for capturing received packet compare data from the channel under test; and

an interface for programming the packet transmit circuit and the packet receive circuit;

wherein said packet transmit circuit and said packet receive circuit are deposited on said substrate;

wherein the packet transmit circuit generates an arbitrary serializer / deserializer (SERDES) packet pattern in response to a command from the interface; and

wherein the packet receive circuit determines a bit error rate of the channel under test based on the transmit packet data compared to the receive packet data.

25. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 24, wherein the packet receive circuit includes a byte counter for counting a total number of bytes received and the second memory is configured to capture a received data packet after a pre-programmed pattern is detected.

26. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 24, wherein the packet receive circuit includes a packet counter for counting a total number of packets received.

27. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 24, wherein the packet transmit circuit includes a byte counter for counting a total number of bytes transmitted.

28. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 24, wherein the packet transmit circuit includes a packet counter for counting a total number of packets transmitted.

29. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 24, wherein the packet transmit circuit includes a first pseudo-random number generator for generating the arbitrary SERDES packet pattern.

30. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 29, wherein the packet receive circuit includes a second pseudo-random number generator for generating the same arbitrary SERDES packet pattern that is generated by the first pseudo-random number generator.

31. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 29, wherein the second memory captures the received packet data only after a pre-programmed pattern is detected.

32. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 31, wherein the pre-programmed pattern includes a fixed pattern.

33. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 31, wherein the pre-programmed pattern includes a programmable pattern.

34. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 31, wherein the pre-programmed pattern includes a cyclic redundancy check pattern.

35. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 24, wherein the second memory captures the received packet data only after a pre-programmed pattern is lost.



36. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 24, wherein the second memory captures the received packet data only after an error is detected.

37. *(currently amended)* The integrated circuit ~~packet bit error rate tester~~ of claim 24, wherein the second memory captures the received packet data continuously.

38-40. *(canceled)*.

41. *(currently amended)* A method of testing a bit error rate of a channel coupled to a transmitter memory that is part of an integrated circuit deposited on a substrate and to a receiver that is part of the integrated circuit deposited on the substrate, comprising:

generating a test packet including an arbitrary marker pattern;

loading the test packet into the transmitter memory in the integrated circuit;

transmitting the test packet from the transmitter memory over the channel;

capturing a received test packet from the channel coupled to the integrated circuit; and

determining the bit error rate of the channel based on the received test packet.

42. *(previously presented)* The method of claim 41, further including generating an arbitrary ten gigahertz serializer / deserializer (10G SERDES) packet pattern.

43.     *(previously presented)* The method of claim 42, further including generating the arbitrary 10G SERDES packet pattern using a first pseudo-random number generator.

44.     *(previously presented)* The method of claim 42, further including programming the arbitrary 10G SERDES packet pattern through a management data input/output interface.

45.     *(previously presented)* The method of claim 42, further including generating the same arbitrary 10G SERDES packet pattern using a second pseudo-random number generator as the 10G SERDES packet pattern generated by the first pseudo-random number generator.

46.     *(original)* The method of claim 41, further including counting a number of bytes received during the bit error rate testing.

47.     *(original)* The method of claim 41, further including counting a number of packets received during the bit error rate testing.

48.     *(original)* The method of claim 41, further including counting a number of bit errors detected during the bit error rate testing.

49.     (original) The method of claim 41, further including counting a number of bytes with errors detected during the bit error rate testing.

50.     (original) The method of claim 41, further including counting a number of packets with a byte in error detected during the bit error rate testing.

51.     (original) The method of claim 41, further including determining a bit error rate of the channel under test.

52.     (original) The method of claim 41, further including counting a number of packets transmitted over the channel.

53.     (original) The method of claim 41, further including counting a number of number of bytes transmitted over the channel.